

# ACCELERATING FPGA VHDL VERIFICATION

## DESCRIPTION

A lot of time is wasted on inefficient design and lack of awareness and knowledge of the most critical digital design issues. Huge improvement potential can be realised just by making a few important changes to the way we design. The key is a well-structured testbench.

The course will concentrate on FPGA verification and how a well-structured testbench is constructed. Theory alternates with practical examples, as well as hands-on tutorials. It also covers important topics such as coverage, Bus Functional Models (BFM), debugging and randomization. This is also a great opportunity to get to know the Universal VHDL Verification Methodology (UVVM), which is freely accessible as open source, and can easily and quickly create a well-structured testbench.

After the course, participants will know how to structure an FPGA verification platform, how to implement their testbenches, and how to write test sequencers, which can be understood by software and hardware developers. Participants will also learn how to use the complete VHDL-based UVVM verification platform within their own organization

## AGENDA

- ▶ Making a simple VHDL testbench step-by-step
- ▶ Using procedures and making good BFM
- ▶ Applying logs, alerts, value and stability checkers, awaits, and more
- ▶ Making an advanced VHDL testbench step-by-step
- ▶ Assertions, randomization, constrained random, coverage, debuggers, monitors
- ▶ Verification components and testbench architecture for advanced verification
- ▶ Making testbenches as simple as possible – adapting to the DUT complexity
- ▶ Structuring, Debugging, Overview, Maintainability, Extendibility
- ▶ Examples and labs using UVVM

## TARGET GROUP

FPGA and Digital ASIC Designer

## PREREQUISITES

Knowledge of VHDL

## DURATION

3 days

## LANGUAGE

English

## COURSE TARGETS

- ▶ Structure an FPGA-verification platform
- ▶ Improvement of your general working methodology
- ▶ Set up and use of UVVM framework
- ▶ Develop and use Bus Functional Models and VHDL Verification Components
- ▶ Reuse and modification of BFM and VVCs with minimum effort
- ▶ Significant reduction of verification time

## COSTS

€ 1.850,00 per participant\*

[www.trias-micro.com](http://www.trias-micro.com)

*\*including training materials, lunch and refreshments*



## TRAINER

### Espen Tallaksen

is the CEO and founder of the newly established EmLogic and previously also Bitvis, both independent design centres for embedded software and FPGA, - with Bitvis as a leading Nordic company within its field and EmLogic soon to be. He graduated from the University of Glasgow (Scotland) in 1987 and has 30 years' experience with FPGA and ASIC development from Philips Semiconductors in Switzerland and various companies in Norway. During twenty years Espen has had a special interest for methodology cultivation and pragmatic efficiency and quality improvement.

One result of this interest is the UVVM verification platform that is the #1 VHDL verification methodology and library world-wide, and in fact the fastest growing FPGA verification methodology independent of HDL.

He is giving courses world-wide on how to design and verify FPGAs more efficiently and with a better quality.

**TRIAS**   
microelectronics SRL

 Aleea Nicolina nr. 17  
700221 Iasi | Romania

 +40 [0] 332.440 149

 +40 [0] 332.818 998

 [info@trias-micro.com](mailto:info@trias-micro.com)

 [www.trias-micro.com](http://www.trias-micro.com)

### FURTHER COURSES

▶ **Accelerating FPGA VHDL Verification**

