


Results Viewing Environment Calibre RVE

Physical Verification

D A T A S H E E T



Calibre RVE's robust viewing and debugging capabilities connect results from all Calibre tools back into your schematic or layout viewing environments for quick design closure.

Calibre RVE Results Viewing Environment: Accelerating Time to Tapeout

While the Calibre® platform's best-in-class engines provide physical and circuit verification results in record time, you still need to fix the identified layout issues before you can tape out. The Calibre RVE™ results viewing environment provides fast, flexible, and easy-to-use graphical debugging capabilities that minimize your turnaround time and get you to "tapeout-clean" on schedule.

The Calibre RVE interface is integrated into all popular layout environments, including the Mentor® Pyxis® design environment, the Mentor Tanner design tool suite, the Calibre DESIGNrev™ chip finishing platform, Synopsys® IC Compiler, Synopsys IC Compiler II, Cadence® SOC Encounter®, Cadence Innovus®, Cadence Virtuoso®, Synopsys Laker™, Seiko, and Keysight. Whatever design environment you use, the Calibre RVE interface provides the debugging technology you need for fast, accurate error resolution.

Physical Verification


However complex the rule deck, the Calibre RVE interface can handle it. Even with millions of error results, the Calibre RVE environment provides fast navigation through the layout, while its filtering capability allows you to focus on analyzing and fixing critical errors first. The tabbed viewing format enables you to easily organize data by tiling the display windows side by side. And, because the Calibre RVE interface is designed with a low-memory footprint, you can run it on the same machine you use for your design environment.

FEATURES AND BENEFITS:



- **Universal integration with layout environments:** Using the Calibre RVE interface minimizes training and support overhead, and provides a single, consistent interface across all your design tools.
- **Fast debugging time for cell, block and full-chip designs:** Whether you have 10 or 106 errors, the Calibre RVE interface provides fast response time with minimal memory overhead
- **Single platform for all Calibre results:** The Calibre RVE interface provides results debugging across the entire Calibre product line, giving you a single interface to learn and support for all your Calibre tools.
- **Reliability:** With thousands of users worldwide, the Calibre RVE interface sets the standard for debug reliability and accuracy.
- **Schematics:** Visualizing the intended connectivity of the source schematic against the connectivity realized in the layout greatly speeds resolution of LVS errors.
- **Short isolation:** Identifying a short and quickly verifying a virtual fix interactively significantly improves designers' productivity .

The Calibre RVE interface physical verification capabilities include:

- Automatic display of DRC check-relevant layers in the design environment using the check text override (CTO) file during results highlighting eliminates the need to manually turn on/off design layers, speeding up the DRC debug process
- Filtering capability eliminates clutter and lets designers perform focused debugging
- Interactive results waiving, waiver criteria specification, and waiver export for DRC results provides designers with a full view of all waivers
- Interactive HTML report generation eliminates tedious and time-consuming manual documentation. Designers can automatically record and share information such as waivers, design analysis, sample rules, and final results both internally and externally



Interactive HTML report generation allows designers to easily document and share design information.



The Calibre RVE interface allows users to automatically display DRC check-relevant layers in the design environment using the CTO file.

Circuit Verification

The Calibre RVE interface keeps pace with the expanding requirements of circuit verification using a wide range of capabilities, including: layout vs. schematic (LVS), schematic vs. schematic (SVS), electrical rule checking (ERC), programmable electrical rule checking (PERC), soft checks, voltage-propagation, point-to-point resistance checking, and current density checking. By providing both source and layout schematics, the Calibre RVE interface can easily and quickly cross-highlight between the schematics, the design layout, and the Calibre LVS results report.


Calibre RVE circuit verification capabilities include:

- Fast and intuitive schematic visualization and hierarchical SPICE browser to navigate and highlight nets and devices. Highlights appear in layout and schematic windows, along with the Calibre RVE layout and source schematics.
- Fix suggestions that provide an English description of the error (e.g., "Layout net 5 and 10 are shorted") to simplify and speed up the debugging process.

- Advanced short isolation function that can be run hierarchically and by layer to quickly isolate the root cause of a textured short. When the short isolation algorithm is unable to pinpoint the short, the Calibre RVE interface enables the user to interactively walk through the shorted-path, isolate the issue, make a virtual fix and confirm the validity of the fix without repeating the batch Calibre LVS run.

Parasitic Extraction

Accurate timing and performance simulations for leading edge circuit designs depend on accurate parasitic extraction. Using the Calibre xRC™ and Calibre xACT™ extraction tools with their industry-leading accuracy to extract parasitics from the physical layout ensures high-quality results. The Calibre RVE interface then enables you to quickly and easily navigate those extraction results, and perform both interactive and batch point-to-point calculations.



Calibre RVE
Layout Schematic

The Calibre RVE interface offers dynamic cross-probing capabilities between layout, schematic, source netlist, layout netlist, and LVS result files.

For the latest product information, call us or visit: www.mentor.com

©2017 Mentor Graphics Corporation, all rights reserved. This document contains information that is proprietary to Mentor Graphics Corporation and may be duplicated in whole or in part by the original recipient for internal business purposes only, provided that this entire notice appears in all copies. In accepting this document, the recipient agrees to make every reasonable effort to prevent unauthorized use of this information. All trademarks mentioned in this document are the trademarks of their respective owners.

Corporate Headquarters
Mentor Graphics Corporation
8005 SW Boeckman Road
Wilsonville, OR 97070-7777
Phone: 503.685.7000
Fax: 503.685.1204

Sales and Product Information
Phone: 800.547.3000
sales_info@mentor.com

Silicon Valley
Mentor Graphics Corporation
46871 Bayside Parkway
Fremont, CA 94538 USA
Phone: 510.354.7400
Fax: 510.354.7467

North American Support Center
Phone: 800.547.4303

Europe
Mentor Graphics
Deutschland GmbH
Arnulfstrasse 201
80634 Munich
Germany
Phone: +49.89.57096.0
Fax: +49.89.57096.400

Pacific Rim
Mentor Graphics (Taiwan)
11F, No. 120, Section 2,
Gongdao 5th Road
HsinChu City 300,
Taiwan, ROC
Phone: 886.3.513.1000
Fax: 886.3.573.4734

Japan
Mentor Graphics Japan Co., Ltd.
Gotenyama Trust Tower
7-35, Kita-Shinagawa 4-chome
Shinagawa-Ku, Tokyo 140-0001
Japan
Phone: +81.3.5488.3033
Fax: +81.3.5488.3004

Mentor
A Siemens Business

MASB 06-17 1023150